




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>G11C 29/00, G06F 11/20</b>		<b>A1</b>	(11) International Publication Number: <b>WO 98/03979</b>
			(43) International Publication Date: 29 January 1998 (29.01.98)
(21) International Application Number: <b>PCT/US97/11090</b>		(81) Designated States: JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 25 June 1997 (25.06.97)			
(30) Priority Data: 08/683,397 18 July 1996 (18.07.96) US		Published With international search report.	
(71) Applicant: TERADYNE, INC. [US/US]; 321 Harrison Avenue, Boston, MA 02118 (US).			
(72) Inventors: RAMSEYER, Steve, G.; 3883 Temez Drive, Moorpark, CA 93021 (US). MICHAELSON, Steven, A.; 4188 Sterlingview Drive, Moorpark, CA 93021 (US). AUGARTEN, Michael, H.; 883 Maplewood, Newbury Park, CA 91320 (US).			
(74) Agent: GAMACHE, Richard, E.; Teradyne, Inc., 321 Harrison Avenue, Boston, MA 02118 (US).			

(54) Title: SEMICONDUCTOR MEMORY TESTER WITH REDUNDANCY ANALYSIS



## (57) Abstract

A semiconductor memory manufacturing system including a tester sub-system and a redundancy analysis sub-system. The manufacturing system includes a transfer circuit between the test sub-system and the redundancy analysis sub-system that reduces the number of bits of data transferred to the redundancy analyzer. This speeds up the transfer process and also speeds up the redundancy analysis.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TC	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NI	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

# SEMICONDUCTOR MEMORY TESTER WITH REDUNDANCY ANALYSIS

This invention relates generally to testing semiconductor components and more specifically to testing and repairing semiconductor memory chips during their manufacture.

Modern computers use semiconductor memory chips. As computer processors have gotten more powerful, the amount of memory needed in a computer has increased. As a result, the number of bits of information that can be stored in one memory chip has increased.

As more memory has been used, market demands have forced memory manufacturers to reduce the price of memory. Historically, the price per bit of storage has decreased significantly. Increasing size and decreasing price have combined to make a very difficult challenge for manufacturers of semiconductor memories. Namely, they must reduce their cost of making memories.

One difficulty in reducing the cost of making larger memories is that the chance of a defective semiconductor memory increases as the size of the memory increases. Thus, lower yields are to be expected as memory size increases. Yield is, however, a very significant factor affecting the production cost of a semiconductor circuit.

To boost yields, memory manufacturers include redundant cells as part of each semiconductor memory. Defective cells are replaced by the redundant cells to make a completely functioning memory. Provided the repair can be performed quickly, production costs can be reduced by repairing defective dies.

The repair is typically made as part of the wafer level test. Each die on a wafer is tested with a high speed memory tester, such as the J995 sold by Teradyne, Inc. of Aguora Hills, CA, USA. The tester identifies dies with faulty memory cells and makes a record of which cells are faulty. The fault information is stored in a capture RAM as the test is run.

After a test, the contents of the capture RAM are transferred to one or more redundancy analyzers. In some systems, just the address of each failed location is transferred to the redundancy analyzer. Transferring just the address of the failure can reduce the total amount of information stored in the analyzer.

Lossy data compression has also been done by grouping rows and columns. For example, clusters of adjacent cells have sometimes been grouped together. If one or more of those cells is faulty, a data value indicates that the group is faulty. Even if several cells in the group is faulty, only one piece of information is transmitted to the redundancy analyzer. However, because the compression is lossy, it is not possible to determine, based on the information provided to the redundancy analyzer, which individual memory locations are faulty. Therefore, all of the cells within a group must be replaced.

Each analyzer contains a separate memory and a processor. The processor computes which memory cells should be replaced by redundant cells to repair the defective memories. US patent application 08/011,003 entitled "Redundancy Analyzer For Automatic Memory Tester" by M. Augarten (which is hereby incorporated by reference) discloses such a memory tester. Various techniques are used by the redundancy analyzer to determine which rows or columns to replace.

The catch RAM is generally made of SRAM because it can operate very fast. Likewise, the memory in the analyzer is usually made of SRAM to achieve high speed. However, SRAM is expensive, which can be a significant problem if the analyzer must be able to hold information about a very large memory under test.

The information about which rows or columns should be replaced is passed on to a repair station, typically as an electronic data file. The repair station makes the

required connections on the die, typically using a laser to permanently alter the die.

The cells in the memory are arranged in rows and columns. The redundant cells are also arranged in rows and columns. Repairs are made by replacing either the entire  
5 row or the entire column containing a defective cell.

There are only a limited number of redundant rows and columns, which limits the number of defective cells that can be repaired. If there are more defective cells than  
10 can be repaired, the entire die is typically discarded.

Very often, defective cells occur in clusters. Thus, it is often possible to repair several defective cells by replacing a single row or a single column. By appropriate usage of the redundant rows and columns, even memories with  
15 many defects can be repaired using a few redundant rows and columns. To get the best usage of the redundant rows and columns, many memory testers are programmed to try different ways to use the redundant rows and columns until they find one that repairs all defective cells. This  
20 technique is called a "exhaustive tree type" technique. If there is any solution that allows all defective cells to be replaced, this technique will eventually find it. The technique is, however, relatively slow. For large memories, this technique is likely to be too slow,  
25 particularly for sue in the mass production of semiconductor memories.

An alternative method for determining how to allocate the redundant rows and columns to repair specific defects is called the "Most repair algorithm." With this  
30 technique, the tester identifies the row or column with the highest number of defective memory cells. One redundant element is used to repair that row or column. The row or column with the next highest number of defective cells is then repaired. The process is repeated until all the  
35 redundant elements are used. This method often works and is much faster than a exhaustive tree type technique.

However, there are some patterns of defective cells which could be repaired that will not be repaired by allocating redundant elements in this fashion.

One technique for increasing the speed at which memory repairs can be made is called the "Must repair algorithm" technique. The Must repair algorithm takes advantage of the fact that any row which contains more faulty cells than there are redundant columns must be repaired, if at all, with a redundant row. Likewise, any columns which contains more faulty cells than there are redundant rows must be repaired, if at all, with a redundant column. Therefore, the Must repair algorithm is widely used as a preprocessing step to accurately allocate redundant elements to those faulty cells which must be repaired with those redundant elements.

Even with existing speed improvement techniques, it would be highly desirable to further reduce the time required to repair a memory during the manufacturing operation. Semiconductor processing facilities are very expensive and it is important that each facility manufacture as many functioning memory chips as possible in order to operate economically.

## SUMMARY OF THE INVENTION

With the foregoing background in mind, it is an object of the invention to provide a fast way to analyze data from the test of semiconductor memory chips.

5        It is also an object to allow the use of inexpensive, slow memories in the analyzer.

      The foregoing and other objects are achieved by reducing the amount of information stored in the analyzer memory. In one embodiment, reduction is achieved by  
10    suppressing storage of failures in a row or column in excess of the number which will trigger the Must repair algorithm replacement. In another embodiment, reduction is achieved by storing information about a failed cell and the cells around it in a compressed format.

## BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be better understood by reference to the following more detailed description and accompanying drawings in which

- 5        FIG. 1 is a block diagram of the repair portion of a prior art memory manufacturing operation;
- FIG. 2 is a block diagram of the transfer path between a catch RAM and analyzer memory according to the invention;
- 10       FIG. 3 is a block diagram of the hardware accelerator portion shown in FIG. 2; and
- FIG. 4 is a sketch illustrating a compressed data format used in the memory of FIG. 2.



## DESCRIPTION OF THE PREFERRED EMBODIMENT

FIG. 1 shows the memory repair portion of a semiconductor manufacturing operation. A test head 112 has numerous probes (not numbered) that make contact with a wafer 110A containing a semiconductor memory under test. Test head 112 generates and measures the signals which determine which memory cells are faulty.

Test head 112 contains a capture RAM (not shown) that stores this information as the test is being performed. The capture RAM is generally high speed memory, such as SRAM, so that the test can be run very quickly.

Following the test, the failure information stored in the capture RAM is transferred to one or more analysis circuits (not shown) within the test system controller 114. The analysis circuits determine which rows and columns in the memory under test are to be replaced with redundant elements. In a preferred embodiment, there is an analysis circuit for each region of the memory under test. Each region of the memory has its own redundant rows and columns, enabling the required repairs for each region to be computed separately. However, the number of analysis circuits is not important for the invention.

In a preferred embodiment, the analysis circuits operate in parallel in a "back ground mode." The analysis circuits operate on data collected for one memory under test while another memory is being tested. All the analysis circuits operate simultaneously, each analyzing one region of the memory under test. In this way, the total throughput of the memory manufacturing system can be maximized.

The information derived by the analysis circuits is then passed to laser repair station 116. Simultaneously, the wafer containing the memory under test is moved to position 110B at the laser repair station 116. Laser repair station 116 uses a laser beam to alter the memory under test to electrically disconnect the faulty rows and

columns and replace them with redundant elements. In most cases, the redundant rows and columns, if used correctly, fully repair the memory under test.

Turning to FIG. 2, additional details of the data paths between catch RAM 210 and analysis RAMs 220 within the analysis circuits are shown. Data from catch RAM 210 is passed to lossy data compressor 214. FIG. 2 shows multiple paths 212A, 212B and 212C. In a preferred embodiment, there will be multiple analysis circuits, with one path for each analysis circuit.

Lossy data compressor 214 combines groups of adjacent memory cells into one value as in the prior art. Lossy data compressor 214 is used when testing memories configured with redundant rows or columns that any can be replaced in groups. For example, in the manufacture of a memory that contains redundant rows and columns in groups of four, lossy data compressor would be operated to combine every four adjacent cells into one value. However, in the preferred embodiment, lossy data compressor can be controlled to either perform lossy data compression or pass the fault data without compression. As in the prior art, a user prepares a test program for the test system which specifies the operation of hardware elements which can be programmed to perform multiple functions.

Data from lossy data compressor 214 is passed to hardware accelerator 216. Hardware accelerator 216 also has multiple modes of operation. It can be programmed to simply pass the data without processing. It can be operated in a "one pass" mode or a "two pass" mode. In one pass mode, hardware accelerator 216 operates on either rows or columns. Hardware accelerator 216 determines whether each row or column contains so many failures that it must be replaced with a redundant element.

Once hardware accelerator 216 determines that a row or column contains so many faulty cells that it must be replaced, it suppresses data on further faulty cells in

that row or column, thereby reducing the total amount of data passed on. However, the information which is passed on is sufficient to repair the memory under test. Though the data has been compressed, no useful information is  
5 lost.

Hardware accelerator 216 provides the additional benefit of reducing the data analysis time for the fault data. In prior art systems, multiple accesses to analysis DRAM 220 would be necessary to determine which rows or  
10 columns must be replaced, taking significant processing time. With the invention, that same processing is performed while the memory is being loaded and takes virtually no extra processing time.

In two pass mode, hardware accelerator 216 performs  
15 similarly. However, rather than indicating either rows or columns that must be replaced, it indicates both rows and columns that must be replaced. Two pass mode takes longer than one pass mode in hardware accelerator 216. However, it further reduces the processing time by the redundancy  
20 analyzer.

The user is likely to choose one pass or two pass mode based on the total reduction in test time. In an ideal operating state, the amount of time to test a memory under test and load failure data into catch RAM 210 should equal  
25 the time it takes for a redundancy analyzer to analyze the data in analysis DRAM 220. In this way, data for one memory under test can be loaded into catch RAM 210 while data in analysis DRAM 220 derived from a previously tested memory is being analyzed by the redundancy analyzer.

30 Encoder 218 performs further lossless data compression. Its purpose is to reduce the number of bits of data transferred from hardware accelerator 216 into analysis DRAM 220, without losing information on any faulty cells. The encoding scheme works on the principle that  
35 faulty cells usually occur in clusters. For example, an impurity introduced into the semiconductor circuitry might

cause several adjacent cells to be faulty. Therefore, whenever a faulty cell is encountered, encoder 218 uses to same digital word to identify the faulty cell and to give the status of the adjacent cells. In this way, if any of the adjacent cells is faulty, encoder 218 has eliminated the need to send a separate digital word to identify that cell.

An important advantage of encoding data before loading it into analysis DRAM 220 is that it speeds up the loading process. Analysis DRAM 220 operates at a much slower rate than catch RAM 210. However, encoding multiple pieces of data from catch RAM 210 into one word stored in analysis DRAM 220 allows the transfer to proceed at the fastest rate catch RAM 210 can operate at. For example, if five adjacent cells in catch RAM 210 are represented as one word in analysis DRAM 220, analysis DRAM can be clocked at one fifth the rate of catch RAM 210. Overall speed of the redundancy analysis operation is increased at reduce cost because the data transfer can be performed at the highest rate catch RAM 210 can operate despite the presence of lower speed, less expensive memories used in the redundancy analysis circuitry.

Turning now to FIG. 3, additional details of the hardware accelerator 216 are shown. Fault data is provided to hardware accelerator 216 on the FAULT\_DATA\_IN line. This line is connected to lossy data compressor 214 (FIG. 2). The data on FAULT\_DATA\_IN comes either one row or one column at a time.

As shown in FIG. 2, catch RAM 210 has an X address counter 224 and a Y address counter 222. Two address counters are used to enable the information in catch RAM 210 to be read out one row or column at a time. To read out a row, X address counter 224 is incremented until the end of the row is reached. To go to the next row, the Y address counter 222 is incremented. To read out a column, Y address counter 222 is incremented until the end of the

column is reached. At the end of each column, X address counter 224 is incremented. Thus, control circuitry (not shown) dictates whether a row or column is read out of catch RAM 210 and can provide control signals (not shown) to hardware accelerator 216 to indicate the start or end of a row or column.

FIG. 3 shows that the FAULT\_DATA\_IN signal is provided to counter 312. Counter 312 increments each time FAULT\_DATA\_IN takes on a value indicating a faulty cell. If data is read out of catch RAM 210 by rows, counter 312 is reset at the start of each row. If the data is read out by columns, then counter 312 is reset at the start of each column.

Register 310 is loaded with a threshold value that indicates when a row or column must be repaired. For example, if data is being read out by rows and there are four redundant columns in the memory under test, the threshold would be set to five. In other words, if there are five or more faulty cells in one row, that row can not be repaired with the redundant columns. Therefore, if the memory is to be repaired at all, that row must be replaced with a redundant row.

In operation, the threshold value must be programmed by a user, as the correct value depends on the configuration of the memory under test. In a two pass mode of operation, the value in threshold register 310 might be changed between passes to account for different numbers of redundant rows and columns in the memory under test.

The contents of threshold register 310 and faulty cell counter 312 are compared in comparator 314. When the value in faulty cell counter 312 equals or exceeds the value in threshold register 310, the output of comparator 314 is asserted. The output of comparator 314 has different effects, depending on the operating mode.

In one pass mode, the output of comparator 314 runs to an inhibit circuit 326. When the output of comparator 314

is not asserted, inhibit circuit 326 passes FAULT\_DATA\_IN to FAULT\_DATA\_OUT. FAULT\_DATA\_OUT runs to encoder 218 (FIG. 2). In that case, FAULT\_DATA\_OUT indicates failures at every location that FAULT\_DATA\_IN indicates a failure.

5 On the other hand, in one pass mode, when the output of comparator 314 is asserted, inhibit circuit 326 sets FAULT\_DATA\_OUT to indicate that there are no faulty cells. In other words, the data on any faulty cells is inhibited.

During the first pass of two pass mode operation, the  
10 output of comparator 314 is provided as a data input to RAM 324. RAM 324 is a one bit wide memory which contains at least as many storage locations as there are rows or columns in the memory under test. If, during the first pass, comparator 314 indicates that a row or column must be  
15 replaced, an indication is stored in memory 324.

Address counter 322 is used to provide an address to memory 324. It is reset at the start of each pass in two pass mode operation. To generate addresses, length register 318 is loaded with the number of cells in either a  
20 row or column. When data is being read by rows, the value in register 318 is the length of a row. When data is read by columns, the value is the length of a column.

At the start of each pass, counter 316 is set to zero. As each data value is read from catch RAM 210 (FIG. 2),  
25 counter 316 is incremented. When counter 316 is incremented to equal the value in length register 318, the output of comparator 320 is asserted. This signal indicates that the end of row has been reached, when data is read by rows, or that the end of a column is reached,  
30 when data is read by columns.

The output of comparator 320 resets counters 312 and 316. This starts over the count of the number of cells in the row or column and likewise starts over the count of faulty cells in that row or column.

35 In addition, when the output of comparator 320 is asserted, address counter 322 increments. During the first

pass, multiplexer 328 is set to provide the value in address counter 322 to memory 324. Address counter 322 accesses the memory location corresponding to the next row or column. If, as indicated by the output of comparator 314, the prior row or column had more faulty cells than the threshold value in register 310, such an indication is left in the appropriate location in memory 324 and is not thereafter changed during that pass. At the end of the first pass, memory 324 contains values which indicate whether each row, when data is read out by rows, or column, when data is read out by columns, must be replaced.

In this way, during the first pass of two pass mode operation, the outputs of comparator 314 are stored in memory 324 rather than controlling inhibit circuit 326. During the first pass of two pass mode operation, inhibit circuit 326 inhibits any data from passing through to FAULT\_DATA\_OUT. No values are stored in analysis DRAM 222 during the first pass of two pass operation.

During the second pass of two pass mode operation, the way the data is read out is switched. If data was read out by rows during the first pass, it is read out by columns during the second pass and vice versa.

Comparator 314 is again used to indicate whether a column or row, depending on how the data is read out, must be replaced. The output of comparator 314 is provided to inhibit circuit 326. As in one pass mode, if a column or row, as indicated by comparator 314, must be replaced, inhibit circuit 326 inhibits all further data values indicating a faulty cell.

In addition, the values in memory 324 also act to inhibit outputs indicating faulty memory cells. During the second pass, multiplexer 328 is set to connect counter 316 to the address input of memory 324. Counter 316 is incremented for every cell value of FAULT\_DATA\_IN. In the second pass the memory address is a read address, and a value in memory 324 is read and applied to inhibit circuit

326. If the value read from memory 324 is asserted, it inhibits the passing of data values indicating a faulty cell through inhibit circuit 326. The values read from memory 324 remove faulty cells that are in rows or columns which were determined during the first pass to need replacement.

As an example, if FAULT\_DATA\_IN is read out of catch RAM 210 by rows in the first pass, the first pass will determine which rows of the memory under test must be replaced if the memory under test is to be repaired. At the end of the first pass, memory 324 stores a logical HI signal for each row that must be replaced. In the illustrated embodiment, no data is passed to analysis DRAM 220 during the first pass.

In the second pass, FAULT\_DATA\_IN is read out of catch RAM 210 by columns. The failure data is passed through inhibit circuit 326 during the second pass. However, once the output of comparator 314 determines that there are more faulty cells in a column than there are redundant rows, no further indications of faulty cells in that column are passed through inhibit circuit 326. In addition, any faulty cell in a row which must be replaced is also blocked by inhibit circuit 326 based on data read from memory 324.

Inhibit circuit 326 thus passes on only the information needed for further redundancy analysis. Indications of faulty cells which would not alter the redundancy analysis are not passed on, thereby reducing the transfer time as well as the redundancy analysis time. Inhibit circuit 326 is made using standard logic design techniques to perform the functions described above.

Reducing the number of cells indicated as faulty is beneficial because encoder 218 (FIG. 2) provides a digital word to analysis DRAM only when there is a faulty cell. Only a very small percentage of the memory cells in a memory under test are usually faulty, which allows the faulty cells to be described in fewer bits than are in the



memory under test. In the prior art, data reduction was achieved by storing just the address of each faulty cell.

A further enhancement is made in encoder 218 according to the invention. FIG. 4 shows that each digital word out of encoder 218 contains five fields. Field 512 contains the address of a faulty memory cell. Field 512 contains multiple bits to represent the address of any bit in the memory under test. Fields 514A, 514B, 514C and 514D each contain one bit. Fields 514A, 514B, 514C and 514D each indicate the status of one additional cell in the memory under test. In particular, they indicate the status of the four bits in the memory under test following the faulty bit represented by the address stored in field 512. A logical high in either of fields 514A, 514B, 514C or 514D represents a faulty cell in the corresponding location of the memory under test.

There are several advantages to encoding the information in this fashion. First, faulty cells in a memory under test often occur in groups. Thus, in many instances, when a faulty cell is found, it is likely that at least one of the next four cells will also be faulty. Using four additional bits in each word will often eliminate the need for storing one or more words in analysis DRAM, thereby saving space in analysis DRAM.

A further advantage is that words are loaded into analysis DRAM at a rate that is no faster than one fifth of the rate at which bits are read out of catch RAM 210. This allows analysis DRAM 220 to be clocked at a much slower rate than catch RAM 210. This slower operating rate allows a lower speed and less expensive DRAM to be used.

Once data on the faulty cells in the memory under test is loaded into analysis DRAM 220, it can be processed according to known redundancy analysis techniques. Minor adjustments, well within the skill in the art, need to be made to account for the fact that certain cells in the memory under test are represented as single bits

514A...514D rather than separate words. According to the invention, analysis time is reduced because hardware accelerator 216 has reduced the number of faulty cells in analysis DRAM 220.

5       The result of this analysis is, in a preferred embodiment, an electronic data file indicating which rows and columns in the memory under test are to be replaced by redundant elements. This electronic data file is passed to a laser repair station, where the memory under test is  
10    repaired.

      Having described one embodiment, numerous alternative embodiments or variations might be made. For example, FIG. 2 shows that there are three separate analysis DRAM 220, corresponding to different analysis circuits. The actual  
15    number of analysis circuits could be different. In a preferred embodiment, there is at least one analysis DRAM for each region in the memory under test. However, there is a cost versus performance tradeoff that which could be made to indicate the total number of analysis circuits.

20       In the foregoing description, memories have been described as having an address space that starts at 0. Often, in a computerized systems, various memories share one address space so that they can be accessed over a common bus. In that case, the addresses for some of the  
25    memories would be offset from zero. However, offsetting the address space of a memory is well known in the art and could be easily used, if desired.

      Address offset circuitry might also be required if one analysis circuit is to process information for more than  
30    one region. The analysis circuit would sequentially process the cells in one region at a time. In that situation, indexing of addresses to memory 324 would be needed to skip over addresses corresponding to cells outside of the region being processed at the time.

35       Control mechanisms for all of the hardware elements are not explicitly shown. In a preferred embodiment, a

microcontroller is used to generate the appropriate control signals. However, one of skill in the art could devise numerous alternative ways to generate the required control signals for the memory described above.

5       As an example of other possible variations, it was described that memory 324 is a 32Kx1 bit memory. It might be implemented with a 4Kx8 bit memory with appropriate address decoding.

Also, it should be appreciated that FIG. 2 shows  
10       several techniques used together. Lossy data compressor 214 could be omitted entirely. Hardware accelerator 216 could be used alone or in conjunction with encoder 218. Likewise, encoder 218 could be used alone or in conjunction with hardware accelerator 216.

15       Further, hardware accelerator 216 is not limited to use between a catch RAM and an analysis RAM. It might, for example, be used between the test sub-system and the catch RAM.

Moreover, it was described that analysis DRAM 220 is a  
20       slower RAM than catch RAM 210. While there are advantages to being able to use a slower, and therefore less expensive RAM, that is not required. It might in some instances be desirable to use a fast RAM in place of analysis DRAM 220.

As another example of possible variations, FIG. 4  
25       shows four single bit fields 514A...514D for storing information about the memory cells near the faulty cell described by the address in field 512. It is not necessary to obtain the advantages of the invention that there be four such fields or that the fields be single bit fields.  
30       For example, only two single bit fields might be used or eight single bit fields could be used. The optimum number will depend on the type of memory being manufactured and the process used for such memory. Processes that result in large clusters of faulty cells will benefit from a higher  
35       number of cells. Alternatively, processes that result in many widely distributed faulty cells will benefit from a

lower number of cells. Four single bit cells was chosen to be beneficial in a wide range of situations.

Also, it is not necessary that the fields 514A...514D be single bit fields. They could be multi-bit fields. For example, each field might represent an address offset from the faulty cell in field 512. Such a representation would be preferable for a memory manufacturing process that produces memories where faulty cells occur close together, but are usually spaced apart by more than four memory locations.

Further, it was described that hardware accelerator 216 operates in either a one pass mode or a two pass mode. These modes are generated by controlling four separate things: 1) whether inhibit circuit 326 derives its control input from the output of comparator 314 or memory 324; 2) whether the output of comparator 314 is stored in memory 324; 3) whether any data is stored in analysis DRAM 220; and 4) whether inhibit circuit 326 responds to values in memory 324. It will be appreciated that two modes can be generated by appropriately controlling these actions in each pass. However, if a control mechanism is provided to control each of these operations separately, more than two modes of operation can be generated. Therefore, it is not intended the invention be limited to only two modes of operation.

Therefore, the invention should be limited only by the spirit and scope of the appended claims.

What is claimed is

- 1 1. A semiconductor memory manufacturing system of the  
2 type which manufactures semiconductor memories having  
3 rows and columns of memory cells and redundant rows  
4 and columns that can be substituted for rows and  
5 columns in the semiconductor memory to replace faulty  
6 memory cells, comprising:
  - 7 a) a test sub-system adapted to determine whether  
8 each of the cells in a memory under test is  
9 faulty, the test system having a catch memory  
10 storing failure indications for the cells in the  
11 memory under test;
  - 12 b) an analysis sub-system adapted to determine which  
13 rows and columns of the memory under test should  
14 be replaced by redundant rows or columns, the  
15 analysis sub-system including an analysis memory;  
16 and
  - 17 c) data transfer circuitry connecting the catch  
18 memory to the analysis memory, the data transfer  
19 circuitry comprising:
    - 20 i) electronic circuitry for determining, based  
21 on the information stored in the catch  
22 memory, when a row or column in said  
23 semiconductor memory must be replaced and  
24 then inhibiting transfer of indications of  
25 faulty cells in that row or column; and
    - 26 ii) data encoding circuitry, connected to the  
27 electronic circuitry, for passing to the  
28 analysis memory indications of the faulty  
29 cells not inhibited by the electronic  
30 circuitry.
- 1 2. The semiconductor memory manufacturing system of claim  
2 1 wherein the indications of the faulty cells produced  
3 by the data encoding circuitry comprises an address  
4 for at least a portion of the faulty cells.

- 1 3. The semiconductor manufacturing system of claim 2  
2 wherein the indications of the faulty cells produced  
3 by the data encoding circuitry comprises a plurality  
4 of digital words, each word having a multi-bit address  
5 field storing the address of a faulty cell and a  
6 plurality of fields, each having fewer bits than the  
7 multi-bit address field, representing another memory  
8 cell based on its location to the memory cell at the  
9 address in the multi-bit address field.
- 1 4. The semiconductor manufacturing system of claim 3  
2 wherein each of the plurality of fields has a single  
3 bit.
- 1 5. The semiconductor manufacturing system of claim 4  
2 wherein the plurality of fields comprises four single  
3 bit fields.
- 1 6. The semiconductor memory manufacturing system of claim  
2 1 wherein the electronic circuitry for determining  
3 comprises:  
4 a) a circuit input receiving a stream of data  
5 values, each data value in the stream  
6 representing a faulty or not faulty state of a  
7 cell in the semiconductor memory;  
8 b) a register for storing a threshold value;  
9 c) means for counting representation of faulty cells  
10 in the input stream and asserting a control  
11 output when the counted number exceeds the  
12 threshold value; and  
13 d) an inhibit circuit having an input connected to  
14 the circuit input and an output, the inhibit  
15 circuit substituting data values representing the  
16 not faulty state for data values indicating a  
17 faulty state when the control output is asserted.

- 1 7. The semiconductor memory manufacturing system of claim  
2 1 wherein the electronic circuitry for determining  
3 comprises:
- 4 a) a circuit input receiving a stream of data  
5 values, each data value in the stream  
6 representing a faulty or not faulty state of a  
7 cell in the semiconductor memory;
  - 8 a) a transfer circuit memory;
  - 9 b) address generation circuitry coupled to the  
10 transfer circuit memory;
  - 11 c) means for determining when the number of faulty  
12 cells in a row or column of said semiconductor  
13 memory exceeds a threshold,
  - 14 d) an inhibit circuit having an input connected to  
15 the circuit input and an output, the inhibit  
16 circuit further having at least two control  
17 inputs, the inhibit circuit substituting data  
18 values representing the not faulty state for data  
19 values indicating a faulty state when a control  
20 input is asserted;
  - 21 e) a controller to control the electronic circuitry:
    - 22 i) in a first pass to store in the transfer  
23 circuit memory indications from the means  
24 from determining of rows or columns that  
25 exceed the threshold; and
    - 26 ii) in a second pass to provide values stored  
27 in the transfer circuit memory to one  
28 control input of the inhibit circuit and  
29 the output of the means for determining to  
30 a second control input of the inhibit  
31 circuit.
- 32
- 1 8. A semiconductor memory manufacturing system of the  
2 type which manufactures semiconductor memories having

3 rows and columns of memory cells and redundant rows  
4 and columns that can be substituted for rows and  
5 columns in the semiconductor memory to replace faulty  
6 memory cells, comprising:

7 a) a test sub-system adapted to determine whether  
8 each of the cells in a memory under test is  
9 faulty, the test system having a catch memory  
10 storing failure indications for the cells in the  
11 memory under test;

12 b) an analysis sub-system adapted to determine which  
13 rows and columns of the memory under test should  
14 be replaced by redundant rows or columns, the  
15 analysis sub-system including an analysis memory;  
16 and

17 c) data transfer circuitry connecting the catch  
18 memory to the analysis memory, the data transfer  
19 circuitry comprising means for encoding a stream  
20 of data values indicating faults in a memory  
21 under test, the means for encoding providing an  
22 output value having a plurality of fields with at  
23 least a first of the plurality of fields  
24 indicating the address of a faulty cell in the  
25 memory under test and at least a second of the  
26 plurality of fields indicating whether there is a  
27 fault in the cell at an address having a  
28 predetermined relationship to the address in the  
29 first of the plurality of fields.  
30

1 9. The semiconductor memory manufacturing system of claim  
2 8 wherein the second of the plurality of fields is a  
3 single bit field.

1 10. The semiconductor memory manufacturing system of claim  
2 8 wherein the predetermined relationship is that the  
3 second of the plurality of fields refers to a cell at



- 4 the address following the address in the first of the  
5 plurality of fields.
- 1 11. The semiconductor manufacturing system of claim 8  
2 wherein the plurality of fields in the output values  
3 comprises a third, fourth and fifth fields, each  
4 indicating whether there is a fault in the cell at an  
5 address having a predetermined relationship to the  
6 address in the first of the plurality of fields
- 1 12. The semiconductor manufacturing system of claim 8  
2 wherein the catch memory has a first data rate and the  
3 analysis memory has a second data rate, the second  
4 data rate being slower than the first data rate.
- 1 13. The semiconductor memory of claim 12 wherein the catch  
2 memory is SRAM and the analysis memory is DRAM.
- 1 14. The semiconductor memory of claim 12 wherein the  
2 second data rate is less than half that of the first  
3 data rate.
- 1 15. The semiconductor memory of claim 12 wherein the  
2 second data rate is less than one quarter of the first  
3 data rate.
- 1 16. The semiconductor memory of claim 8 wherein the data  
2 transfer circuit additionally comprises electronic  
3 circuitry for determining, based on the information  
4 stored in the catch memory, when a row or column in  
5 said semiconductor memory must be replaced and then  
6 inhibiting transfer of indications of faulty cells in  
7 that row or column.
- 1 17. A semiconductor memory manufacturing system of the  
2 type which manufactures semiconductor memories having

- 3 rows and columns of memory cells and redundant rows  
4 and columns that can be substituted for rows and  
5 columns in the semiconductor memory to replace faulty  
6 memory cells, comprising:
- 7 a) a test sub-system adapted to determine whether  
8 each of the cells in a memory under test is  
9 faulty, the test subsystem generating a stream of  
10 data values, each data value indicating whether a  
11 cell in a memory under test is faulty;
  - 12 b) an analysis sub-system, receiving an input data  
13 stream having values indicating the locations of  
14 faults within a memory under test, to determine  
15 which rows and columns of the memory under test  
16 should be replaced by redundant rows or columns;
  - 17 c) data transfer circuitry having an input receiving  
18 the stream of data values from the test sub-  
19 system and an output providing a data stream to  
20 the input of the analysis sub-system, the data  
21 transfer circuitry including electronic circuitry  
22 for determining, based on the information at its  
23 input, when a row or column in said semiconductor  
24 memory under test must be replaced and then  
25 inhibiting transfer of indications of faulty  
26 cells in that row or column.


- 1 18. The semiconductor memory manufacturing system of claim  
2 17 wherein the electronic circuitry for determining  
3 comprises:
- 4 a) a data input, the data at the input taking on at  
5 different times, one of a plurality of values  
6 with a first of the plurality of values  
7 indicating that there is a fault in a cell in the  
8 memory under test and a second of the plurality  
9 of values indicating that there is no fault in a  
10 cell in the memory under test;
  - 11 b) a data output;

- 12           c)    inhibit means, having a control input, connected  
13                between the data input and the data output for,  
14                in response to a signal at the control input:  
15                i)   passing the data value from the data input  
16                    to the data output; or  
17                ii)   providing at the data output the value  
18                    indicating that there is not fault in a  
19                    cell in the memory under test;  
20           d)    control means, having a control output coupled to  
21                said control input; the means comprising:  
22                i)   a first counter configured to count  
23                    occurrences of data values indicating that  
24                    there is a fault in a cell in the memory  
25                    under test, the first counter having a  
26                    reset input; and  
27                ii)   a second counter for counting data values  
28                    at the data input;  
29                iii)   means for providing a reset signal to the  
30                    first counter when the second counter  
31                    exceeds a predetermined value; and  
32                iv)   means for generating a control signal when  
33                    the first counter exceeds a predetermined  
34                    value.

- 1   19.   The semiconductor manufacturing system of claim 18  
2        wherein the control means additionally comprises:  
3        a)   a memory having a data input and a data output;  
4        b)   means for selectively storing the control signal  
5        in the memory.

- 1   20.   The semiconductor memory manufacturing system of claim  
2        19 wherein the control means additionally comprises  
3        means for deriving the control input to the inhibit  
4        means from the data output of the memory combined with  
5        the output of the means for generating a control

6        signal when the first counter exceeds a predetermined  
7        value.



**FIG. 1**  
**(PRIOR ART)**





FIG. 2



**FIG. 3**




FIG. 4



# INTERNATIONAL SEARCH REPORT

Inter. Appl. Application No.

PCT/US 97/11090

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 6 G11C29/00 G06F11/20

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 6 G06F G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	DE 44 02 796 A (TERADYNE INC) 4 August 1994	1-3,6-8, 10,16-18
Y,P	see the whole document & US 5 588 115 A (AUGARTEN) 24 December 1996	1-3,6-8, 10,16-18
Y	cited in the application --- "TECHNIQUE OF USING COMPRESSED BIT-MAP FOR MEMORY UTILIZATION" RESEARCH DISCLOSURE, no. 32412, April 1991, EMSWORTH, GB, page 227 XP000147269 see the whole document --- -/-	1-3,8,10

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*G\* document member of the same patent family

Date of the actual completion of the international search

8 October 1997

Date of mailing of the international search report

16.10.97

Name and mailing address of the ISA  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Herreman, G

# INTERNATIONAL SEARCH REPORT

Inter. Appl. Application No.

PCT/US 97/11090

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 140 595 A (EATON CORP) 8 May 1985  see page 9, line 12 - page 11, line 12 see page 15, line 24 - page 17, line 31 see page 24, line 7 - page 29, line 20 ---	1,6,7, 16-18
A	EP 0 424 612 A (IBM) 2 May 1991  see abstract see column 6, line 52 - column 7, line 31 see column 14, line 40 - column 19, line 52 ---	1,6,7, 16-18
A	WO 89 02122 A (SIEMENS AG) 9 March 1989  see page 14, line 1 - line 21 -----	1,6,7, 16-18

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 97/ 11090

## Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:  
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

## Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. The encoding of the transmitted data.
2. The inhibiting of further failure storage on a Must-fix row/column.

1. ☐ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. ☒ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.

# INTERNATIONAL SEARCH REPORT

information on patent family members

International Application No

PCT/US 97/11090

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 4402796 A	04-08-94	US 5588115 A	24-12-96
		FR 2701120 A	05-08-94
		IT T0940048 A	29-07-94
		JP 6295598 A	21-10-94
-----			
EP 0140595 A	08-05-85	US 4586178 A	29-04-86
		JP 60097453 A	31-05-85
		US 4639915 A	27-01-87
-----			
EP 424612 A	02-05-91	JP 2014817 C	02-02-96
		JP 3091200 A	16-04-91
		JP 7052599 B	05-06-95
		US 5317573 A	31-05-94
-----			
WO 8902122 A	09-03-89	DE 3728521 A	09-03-89
		DE 3868275 A	12-03-92
		EP 0378538 A	25-07-90
		HK 87493 A	03-09-93
		JP 3500099 T	10-01-91
		US 5123016 A	16-06-92
-----			

# Deutsches Patent- und Markenamt

München, den 20. Februar 2004

Telefon: (089) 2195 - 2808

Aktenzeichen: 103 07 027.3-55

Anmelder:

Infineon Technologies AG

Deutsches Patent- und Markenamt - 80297 München

Patentanwaltskanzlei  
Wilhelm & Beck  
Nymphenburger Str. 139  
80636 München

Ihr Zeichen: INF 1546/cp

- 9 März 2004  
Frist: 09. Juli 2004  
wu: 09. Mai 2004 kot. wu

Bitte Aktenzeichen und Anmelder bei  
allen Eingaben und Zahlungen angeben

Zutreffendes ist angekreuzt ☒ und/oder ausgefüllt

Prüfungsantrag, Einzahlungstag am 20. Februar 2003

Eingabe vom                      eingegangen am

Die Prüfung der oben genannten Patentanmeldung hat zu dem nachstehenden Ergebnis geführt.

Zur Äußerung wird eine Frist von

**vier Monat(en)**

gewährt. Die Frist beginnt an dem Tag zu laufen, der auf den Tag des Zugangs des Bescheids folgt.

Für Unterlagen, die der Äußerung gegebenenfalls beigelegt werden (z.B. Beschreibung, Beschreibungsteile, Patentansprüche, Zeichnungen), sind je **zwei** Ausfertigungen auf gesonderten Blättern erforderlich. Die Äußerung selbst wird nur in einfacher Ausfertigung benötigt.

Werden die Beschreibung, die Patentansprüche oder die Zeichnungen im Laufe des Verfahrens geändert, so hat der Anmelder, sofern die Änderungen nicht vom Deutschen Patent- und Markenamt vorgeschlagen sind, im Einzelnen anzugeben, an welcher Stelle die in den neuen Unterlagen beschriebenen Erfindungsmerkmale in den ursprünglichen Unterlagen offenbart sind.

- Text siehe Folgeseite(n) -

- 2 -

## Hinweis auf die Möglichkeit der Gebrauchsmusterabzweigung

Der Anmelder einer mit Wirkung für die Bundesrepublik Deutschland eingereichten Patentanmeldung kann eine Gebrauchsmusteranmeldung, die den gleichen Gegenstand betrifft, einreichen und gleichzeitig den Anmeldetag der früheren Patentanmeldung in Anspruch nehmen. Diese Abzweigung (§ 5 Gebrauchsmustergesetz) ist bis zum Ablauf von 2 Monaten nach dem Ende des Monats möglich, in dem die Patentanmeldung durch rechtskräftige Zurückweisung, freiwillige Rücknahme oder Rücknahmekritik erledigt, ein Einspruchsverfahren abgeschlossen oder - im Falle der Erteilung des Patents - die Frist für die Beschwerde gegen den Erteilungsbeschluss fruchtlos verstrichen ist. Ausführliche Informationen über die Erfordernisse einer Gebrauchsmusteranmeldung, einschließlich der Abzweigung, enthält das Merkblatt für Gebrauchsmusteranmelder (G 6181), welches kostenlos beim Patent- und Markenamt und den Patentinformationszentren erhältlich ist.

**Dokumentenannahme  
und Nachbriefkasten  
nur  
Zweibrückenstraße 12**

Hauptgebäude  
Zweibrückenstraße 12  
Zweibrückenstraße 5-7 (Breiterhof)  
Markenabteilungen:  
Cindinnatstraße 64  
81534 München

Hausadresse (für Fracht)  
Deutsches Patent- und Markenamt  
Zweibrückenstraße 12  
80331 München

Telefon (089) 2195 0  
Telefax (089) 2195-2221  
Internet: <http://www.dpma.de>

Zahlungsempfänger:  
Bundeskasse Welden  
BBk München  
Kto.Nr.: 700 010 54  
BLZ: 700 000 00  
BIC (SWIFT-Code): MARKDE33  
IBAN: DE84 7000 0000 0070 0010 54

P 2401.1  
1.04  
8-Bahnanschlüsse im  
Münchner Verkehrs- und  
Tarifverbund (MVV):



Zweibrückenstr. 12 (Hauptgebäude)  
Zweibrückenstr. 5-7 (Breiterhof)  
S1 - S8 Haltestelle Isartor

Cindinnatstraße:  
S2 Haltestelle Fasangerten

In diesem Bescheid sind folgende Entgegenhaltungen erstmalig genannt  
(Bei deren Nummerierung gilt diese auch für das weitere Verfahren):

- 1) DE 100 16 719 A1
- 2) WO 98/03979 A1
- 3) US 6 145 092

Aus der Druckschrift 1 (vgl. Insb. Patentanspruch 1) ist ein Verfahren zum Ermitteln einer Reparaturlösung für einen Speicherbaustein in einem Testsystem bekannt, wobei Speicherbereiche des Speicherbausteins nacheinander getestet (vgl. S. 6, Z. 22 - 25) werden, um für jeden Speicherbereich ein Fehlerdatum zu erhalten, das angibt, ob der jeweilige Speicherbereich fehlerhaft ist, bei dem aus Adressen der Speicherbereiche und den zugehörigen Fehlerdaten Fehleradressen generiert (vgl. S. 6, Z. 26 - 31) werden, deren Adresswerte die fehlerhaften Speicherbereiche des Speicherbausteins angeben, wobei in dem Testsystem die Fehleradressen gespeichert (vgl. S. 2, Z. 31 - 33) werden, wobei aus den gespeicherten Fehleradressen die Reparaturlösung ermittelt (vgl. S. 2, Z. 33) wird.

Der Patentanspruch 1 ist somit nicht gewährbar, weil sein Gegenstand nicht neu ist.

Mit dem Patentanspruch 1 fallen auch die darauf rückbezogenen Patentansprüche 2 bis 4, zumal das einzig wesentliche zusätzliche Merkmal des Patentanspruchs 2, einen Must-Repair-Algorithmus anzuwenden, allgemein bekannt ist (z.B. aus Druckschrift 2, S. 4, Z. 4 - 15). Der Patentanspruch 3 lässt nicht erkennen, welcher konkrete Verfahrensablauf beansprucht werden soll und ist somit auch mangels Klarheit seines Gegenstandes nicht gewährbar. Der Patentanspruch 4 enthält lediglich eine allgemein bekannte Eigenschaft des Must-Repair-Algorithmus.

Der Gegenstand des Patentanspruchs 5 ist ebenfalls der Druckschrift 1 entnehmbar und somit mangels Neuheit nicht gewährbar.

Mit dem Patentanspruch 5 fallen auch die darauf rückbezogenen Patentansprüche 6 - 9.

Der Patentanspruch 10 enthält nichts was über den sachlichen Gehalt des Patentanspruchs 5 hinausgeht. Es ist selbstverständlich, dass eine Testeinrichtung für einen Speicherbaustein mit eben diesem zu einem Testsystem zusammengefügt wird. Der Patentanspruch 10 ist somit nicht gewährbar, weil kein Rechtsschutzinteresse besteht.

Das wesentliche Merkmal des Patentanspruchs 11, eine das Verfahren aus Patentanspruch 1 durchführende Testschaltung in einen Speicherbaustein zu integrieren, kann nicht die Annahme einer erfinderischen Tätigkeit begründen, weil das Verfahren aus der Druckschrift 1 bekannt ist und das Vorsehen von integrierten Testschaltungen ebenfalls allgemein bekannt ist.

Der Patentanspruch 11 ist somit nicht gewährbar, weil er gegenüber der Druckschrift 1 nicht auf einer erfinderischen Tätigkeit beruht.

Der Patentanspruch 12 ist sinngemäß aus den bereits zu Patentanspruch 10 dargelegten Gründen ebenfalls nicht gewährbar.

Auf die Druckschrift 3 als ebenfalls relevanter Stand der Technik wird an dieser Stelle nur pauschal verwiesen.

Mit den vorliegenden Unterlagen ist die Erteilung des nachgesuchten Patents nicht möglich und kann bei dieser Sachlage auch nicht in Aussicht gestellt werden. Vielmehr muss bei Weiterverfolgung des Patentbegehrens mit der Zurückweisung der Anmeldung gerechnet werden.

Prüfungsstelle für Klasse G11C

Dipl. Phys. A. Reeg

Hausruf 3034



**Ausgefertigt**

Reg. Angestellte

Anlage:

Ablichtung von 3 Entgegenhaltungen